



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/676,889

09/30/2003

Shih-Wei Liao

42P16806

8089

8791

7590

01/04/2010

BLAKELY SOKOLOFF TAYLOR & ZAFMAN LLP  
1279 OAKMEAD PARKWAY  
SUNNYVALE, CA 94085-4040

EXAMINER

MITCHELL, JASON D

ART UNIT

PAPER NUMBER

2193

MAIL DATE

DELIVERY MODE

01/04/2010

PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

<b>Office Action Summary</b>	<b>Application No.</b> 10/676,889	<b>Applicant(s)</b> LIAO ET AL.	
	<b>Examiner</b> JASON MITCHELL	<b>Art Unit</b> 2193	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 23 October 2009.
- 2a) ☐ This action is **FINAL**.                      2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-29 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-29 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \*    c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- |   |   |
|---|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)         | 4) <input type="checkbox"/> Interview Summary (PTO-413)           |
| 2) <input type="checkbox"/> Notice of Draftperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____                                      |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)         | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____   | 6) <input type="checkbox"/> Other: _____                          |

### **DETAILED ACTION**

This action is in response to a request for continued examination filed on 10/23/09.

Claims 1-29 are pending in this application.

### ***Response to Arguments***

**Applicant's arguments filed 10/23/09 have been fully considered but they are not persuasive.**

#### Claims 1-2 and 15-16

In the 3<sup>rd</sup> full par. on pg. 14, the applicants state:

Instead, Luk describes inserting four lines of pre-execution code for a code region corresponding to instructions comprising only a portion of a for-loop and a while loop in a source code (Luk, Figure 2(b), page 42). Here, instructions for an incomplete loop cannot represent instructions for an iteration loop. Therefore, Luk's code region does not correspond to instructions represent an iteration loop. It is respectfully submitted that that one with ordinary skill in the art would not recognize selecting an iteration loop from one or more code iteration loops in a source code based on the teachings of Luk.

The examiner respectfully disagrees. The applicants appear to be arguing that Luk is distinct from the claims because the reference only generates helper threads for a subset of the loop. This argument is unpersuasive on its face because any prefetching helper thread will necessarily only prefetch data for the subset of loop instructions which fetch data in the first place. But more importantly, the applicants' arguments are based on an improperly narrow interpretation of the claims. For example claim 1 recites in relevant part:

Art Unit: 2193

the source codes including one or more code regions, each code region corresponding to ... an iteration loop ... selecting a code region ... for the one or more helper threads ... .

Note that each code region merely 'corresponds' to an iteration loop and the claims do not define a specific type of correspondence. Accordingly, a code region which is contained within an iteration loop is reasonably understood to have the claimed correspondence. Additionally, the claims only recite "selecting a code region ... for the one or more helper threads" and do not require that the helper threads contain every instruction in the code region. In other words, a helper thread prefetching data for part of a loop is still a helper thread for that loop. Thus it should be clear that the claimed limitation is significantly broader than the applicants are arguing, and accordingly the arguments are not persuasive.

#### Claims 8-9

In the 2<sup>nd</sup> to last par. on pg. 15, the applicants state:

Rather, Luk teaches extending an instruction set with three new instructions to allow a main thread to spawn and terminate a pre-execution thread (Luk, sec. 3.1, page 44). Luk specifically states that only a main thread, i.e. not a pre-execution thread, is allowed to spawn and terminate a pre-execution thread (Luk, sec 3.1, page 44). Luk also describes hardware based heuristics for a hardware to terminate a pre-execution thread. (Luk, sec 3.5, page 46). Thus, Luk's pre-execution threads may be controlled by a main thread or a hardware mechanism. However, Luk is completely silent about generating software codes including synchronization codes for a helper thread to synchronize with a main thread during execution.

The examiner respectfully disagrees. Luk discloses a generated helper thread including a "PreExecute.Stop()" code. This code terminates the execution of the helper thread (see e.g. pg. 42, col. 1, last full par. "a PreExecute\_Stop(), which will terminate

Art Unit: 2193

the pre-execution and free up T for future use"). This code (along with the "PreExecute\_Start()" code) is used to determine which thread is executed and thus meets the broadest reasonable interpretation of the broadly claimed "synchronization codes".

Claims 3-4, 10-11, 5-7, 12-14, 17-19, 22-25, 28-29, 20-21, 26-27

In the par. bridging pp. 16 and 17, the applicants state:

Instead, Luk terminates a pre-execution thread if its next PC is out of an acceptable range imposed by an operating system to preserve correctness (Luk, pg. 46, col. 1, 2nd par). Here, Luk merely exhibits the common-sense approach that a thread should be terminated if the PC for the next instruction falls outside the acceptable range of executable addresses of the operating system. Whether the PC of a thread falls outside the acceptable address range imposed by an operating system has nothing to do with whether the thread synchronizes with a main thread. Thus, Luk does terminate a thread to synchronize with a main thread when the PC of the thread is out of an acceptable range. It is respectfully submitted that one with ordinary skill in the art would not recognize determining a synchronization period for a helper thread to synchronize a main thread with the helper thread within the synchronization period based on Luk's teaching.

The examiner respectfully disagrees. While the examiner maintains that the previous citation (i.e. pg. 46, col. 1, 2nd par. "a pre-execution thread must be terminated if its next PC is out of the acceptable range") is at least broadly analogous to the synchronization disclosed by the applicants (see e.g. par. [0071] "According to one embodiment, the synchronization period is used to express the distance between a helper thread and the main thread"; also see the rejection of claim 20), the current rejection has been changed to cite the more obvious synchronization provided by the "PreExecute\_Stop()" code (see the discussion of claims 8-9 for more detail).

***Claim Rejections - 35 USC § 102***

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

**Claims 8-9 are rejected under 35 U.S.C. 102(b) as being anticipated by “Tolerating Memory Latency through Software-Controlled Pre-Execution in Simultaneous Multithreading Processors” by Luk (Luk I).**

**Regarding Claim 8:** Luk I discloses a machine-readable storage medium having executable code to cause a machine to perform a method, the method comprising:

analyzing source codes of a main thread having one or more delinquent loads, the one or more delinquent loads representing loads which likely suffer cache misses during an execution of the main thread (pg. 44, col. 2 3<sup>rd</sup> full par. “locality analysis phase which determines which references are likely to cause cache misses”; also see Appendix Phase I, Step 1; pg. 45, “data address generation and the surrounding control flow”), the source codes including one or more code regions, each code region corresponding to a sequence of instructions representing an iteration loop in the source codes, the one or more code regions sharing at least one instruction in the source codes (pg. 42, col. 1, 2<sup>nd</sup> full par. “when we are still working on the current list ... nodes on the next list can be loaded speculatively by pre-executing the next iteration of the for-

Art Unit: 2193

loop”; pg. 42 Fig. 2(b), “PreExecute\_Start(END\_FOR); ... PreExecute\_Stop()” and the corresponding region in Fig. 2(a));

selecting a code region from the one or more code regions for one or more helper threads with respect to the main thread based on the analysis (pg. 44, col. 2 3<sup>rd</sup> full par. “locality analysis phase which determines which references ... could benefit from pre-execution”; also see the Appendix Phase I, Step 2 “control-flow and call-graph analysis”); and

generating software codes for the one or more helper threads, the one or more helper threads to be speculatively executed in parallel with the main thread to perform one or more prefetching tasks for the selected code region of the main thread (pg. 44, col. 2, 3<sup>rd</sup> full par. “performs all necessary code transformations”; also see the Appendix Phase II),

wherein the generated software codes include synchronization codes for the one or more helper threads to synchronize with the main thread during the execution (pg. 42, col. 1, 3<sup>rd</sup> full par. “PreExecute\_Stop(), which will terminate the pre-execution and free up T for future use”; note that the claim does not put any limitations on the type of synchronization code, thus this code which returns execution to the main thread meets the broadly claimed limitation).

**Regarding Claim 9:** The rejection of claim 8 is incorporated; further Luk I discloses analyzing the source codes comprises:

generating one or more profiles for cache misses of the selected code region (pg. 43, the par. bridging the cols. “based on profiling information”; also see the Appendix, Phase I, Step 1 “This step can be accomplished through some low-overhead profiling tools”); and

analyzing the one or more profiles to identify one or more candidates for thread-based prefetch operations (pg. 43, the par. bridging the cols. “the compiler usually needs to heuristically decide how to prefetch ... based on profiling information”).

### ***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

**Claims 1-2 and 15-16 are rejected under 35 U.S.C. 103(a) as being unpatentable over “Tolerating Memory Latency through Software-Controlled Pre-Execution in Simultaneous Multithreading Processors” by Luk (Luk I) in view of US 2003/0084433 to Luk et al. (Luk II).**

**Regarding Claim 1:** Luk I discloses a method, comprising:

analyzing source codes of a main thread having one or more delinquent loads, the one or more delinquent loads representing loads which likely suffer cache misses



Art Unit: 2193

during an execution of the main thread (pg. 44, col. 2 3<sup>rd</sup> full par. "locality analysis phase which determines which references are likely to cause cache misses"; also see Appendix Phase I, Step 1; pg. 45, "data address generation and the surrounding control flow"), the source codes including one or more code regions, each code region corresponding to a sequence of instructions representing an iteration loop in the source codes, the one or more code regions sharing at least one instruction in the source codes (pg. 42, col. 1, 2<sup>nd</sup> full par. "when we are still working on the current list ... nodes on the next list can be loaded speculatively by pre-executing the next iteration of the for-loop"; pg. 42 Fig. 2(b), "PreExecute\_Start(END\_FOR); ... PreExecute\_Stop()") and the corresponding region in Fig. 2(a));

selecting a code region from the one or more code regions for one or more helper threads with respect to the main thread based on the analysis (pg. 44, col. 2 3<sup>rd</sup> full par. "locality analysis phase which determines which references ... could benefit from pre-execution"; also see the Appendix Phase I, Step 2 "control-flow and call-graph analysis"); and

generating code for the one or more helper threads, the one or more helper threads being speculatively executed in parallel with the main thread to perform one or more tasks for the selected code region of the main thread (pg. 44, col. 2, 3<sup>rd</sup> full par. "performs all necessary code transformations"; also see the Appendix Phase II).

Luk I does not explicitly disclose estimating a communication cost between the main thread and each code region.

Luk II teaches estimating a communication cost between the main thread and each code region (par. [0029] “examining the benefit of load prefetching versus the cost in including the prefetches ... The costs generally include the overhead associated with prefetch instructions the additional memory bandwidth consumed”).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to estimate communication costs between the main thread and each code region as taught by Luk II (par. [0029] “examining the benefit of load prefetching versus the cost in including the prefetches”) when selecting Luk I's code regions (pg. 44, col. 2 3<sup>rd</sup> full par. “locality analysis phase which determines which references ... could benefit from pre-execution”). Those of ordinary skill in the art would have been motivated to do so to ensure that prefetching would actually provide a benefit (Luk I par. Luk II par. [0030] “favors prefetching a load if the data can be prefetched and then loaded in fewer clock cycles than it would take to load the data from memory”).

**Regarding Claim 2:** The rejection of claim 1 is incorporated; further Luk I discloses identifying the region comprises:

generating one or more profiles for cache misses of the selected code region (pg. 43, the par. bridging the cols. “based on profiling information”; also see the Appendix, Phase I, Step 1 “This step can be accomplished through some low-overhead profiling tools”); and

Art Unit: 2193

analyzing the one or more profiles to identify one or more candidates for thread-based prefetch operations (pg. 43, the par. bridging the cols. “the compiler usually needs to heuristically decide how to prefetch ... based on profiling information”).

**Regarding Claims 15-16:** Claims 15-16 recite a system for performing the method of claim 1 and are addressed similarly.

Additionally claim 16 recites and Luk I discloses the process is executed by a compiler during a compilation of an application (pg. 44, col. 2, 3<sup>rd</sup> full par. “the compiler ... is responsible for inserting pre-execution”).

**Claims 3-4 are rejected under 35 U.S.C. 103(a) as being unpatentable over “Tolerating Memory Latency through Software-Controlled Pre-Execution in Simultaneous Multithreading Processors” by Luk (Luk I) in view of US 2003/0084433 to Luk et al. (Luk II) in view of “Exploiting Hardware Performance Counters with Flow and Context Sensitive Profiling” by Ammons et al. (Ammons).**

**Regarding Claim 3:** The rejection of claim 2 is incorporated; further Luk I discloses generating one or more profiles for an application (pg. 43, the par. bridging the cols. “decide how to prefetch ... based on profiling information”) but Luk 1 and 2 do not explicitly disclose executing the application with debug information or sampling cache misses and accumulating hardware counters for each static load of the selected code region.

Ammons teaches generating one or more profiles comprises:

executing an application associated with the main thread with debug information (pg. 86, col. 1, last full par. “a tool ... that instruments program executables”); and

sampling cache misses and accumulating hardware counter for each static load of the code region to generate the one or more profiles for each cache hierarchy (pg. 85 col. 2 1<sup>st</sup> full par. “exploits the hardware performance counters”).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to implement Luk I's profiling (pg. 43, the par. bridging the cols. “based on profiling information”) using Ammons methods (pg. 86, col. 1, last full par.; pg. 85 col. 2 1<sup>st</sup> full par.) Those of ordinary skill in the art would have been motivated to do so in order to achieve the improved profiling disclosed (Ammons pg. 85, col. 2, 1<sup>st</sup> full par. “extends profiling techniques in two new directions”).

**Regarding Claim 4:** The rejection of claim 3 is incorporated; further Luk I discloses analyzing the one or more profiles comprises:

correlating the one or more profiles with respective source code based on the debug information (pg. 41, col. 1, the last partial par. “decide where to launch pre-execution in the program, based on ... cache miss profiling”).

Luk I and 2 do not disclose identifying top loads that contribute to cache misses.

Ammons teaches identifying top loads that contribute cache misses above a predetermined level as the delinquent loads (pg. 86, col. 2, 1<sup>st</sup> partial par. “1% of the paths ... account for 42 and 56% of the misses.”).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to identify the top loads discussed in Ammons (pg. 86, col.2, 1<sup>st</sup> partial par.) in Luk I’s profile data (pg. 43, the par. bridging the cols. “based on profiling information”). Those of ordinary skill in the art would have been motivated to do so in order to balance the number of helper threads that are created with the effectiveness of each thread.

**Claims 5-7, 17-19, 22-25 and 28-29 are rejected under 35 U.S.C. 103(a) as being unpatentable over “Tolerating Memory Latency through Software-Controlled Pre-Execution in Simultaneous Multithreading Processors” by Luk (Luk I) in view of US 2003/0084433 to Luk et al. (Luk II) in view of “Data Prefetching by Dependence Graph Precomputation” by Annavaram et al. (Annavaram).**

**Regarding Claim 5:** The rejection of claim 1 is incorporated; further Luk I & II do not disclose building a dependent graph and performing slicing based on the dependent graph. Luk I does disclose “a collection of schemes ... have been proposed to construct and pre-execute slices” (pg. 50, col. 1, the last partial par.)

Annavaram teaches building a dependent graph that captures data and control dependencies of the main thread (pg. 1 Abstract “efficiently generates the required dependence graphs”); and

performing a slicing operation on the main thread based on the dependent graph to generate code slices, each code slice corresponding to one of the one or more delinquent loads (pg. 1 Abstract “generate the data addresses of the marked load/store instructions”; pg. 9, par. bridging col. 1 & 2 “slices are preexecuted ... for early generation of load addresses”).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to integrate Annavaram’s dependent graph and associated slicing operation with Luk I’s system. Those of ordinary skill in the art would have been motivated to do so because Luk I discloses “[His] approach and [Annavaram’s] can be complementary” (see Luk I pg. 50, col. 2, 1<sup>st</sup> partial par.)

**Regarding Claim 6:** The rejection of claim 5 is incorporated; further Luk I discloses selecting the code region further comprises:

computing liveness information providing communication cost between the main thread on the one of the helper threads (pg. 49, col. 2, 1<sup>st</sup> full par. “decide which address being accessed in pre-execution (and their surrounding control flow) are mostly communicated through registers.”);

determining a communication scheme communicating live-in values between the main thread and the helper thread (pg. 44, Fig. 4 “Proposed instruction set extensions to support pre-execution”) according to the liveness information, wherein the live-in values are accessed in the helper thread without re-computation (pg. 49, col. 2, 1st full par. “decide which address being accessed in pre-execution (and their surrounding control flow) are mostly communicated through registers.”).

Annavaram teaches limiting traversal of the dependency graph to be within the code region for the slicing operations (pg. 4, 2<sup>nd</sup> full par. “follows only the predicted control flow path from the branch predictor”);

merging two or more of the code slices into a helper thread of the one or more helper threads to minimize code duplication (pg. 9, col. 2, 1<sup>st</sup> partial par. “a chaining trigger mechanism whereby speculative threads are also allowed to spawn other speculative threads”);

determining a change in size of the helper thread according to one of the slicing operations corresponding to a separate code region of the one or more overlapping code regions, wherein the code region encompasses the separate code region, wherein the change reduces the size of the helper thread (pg. 9, col. 1, 2<sup>nd</sup> full par. “uses hardware to generate its dependence graphs dynamically, which significantly reduces the graph size and makes precomputation quite feasible”).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the references as discussed in the parent claim.

**Regarding Claim 7:** The rejection of claim 6 is incorporated; further Luk I discloses selecting the code region further comprises determining a synchronization period for the helper thread to synchronize the main thread and the helper thread, the helper thread performing its tasks within the synchronization period (pg. 42, col. 1, 3<sup>rd</sup> full par. “PreExecute\_Stop(), which will terminate the pre-execution and free up T for future use”).

**Regarding Claim 17:** Luk I discloses a method, comprising:

executing a main thread of an application in a multi-threading system (pg. 40, col. 1, 2<sup>nd</sup> par. “single threads running on multithreaded processor”); and

spawning one or more helper threads from the main thread having source codes including one or more code regions sharing at least one instruction in the source codes (e.g. Fig. 1(d)), the code region corresponding to a sequence of instructions representing an iteration loop in the source codes, the one or more helper thread to perform one or more computations for the main thread when the main thread enters a code region selected from the one or more code regions, the selected code region having one or more delinquent loads (pg. 40, col. 1, 2<sup>nd</sup> par. “spawning helper threads ... generates data addresses, on behalf of the main thread”), during a compilation of the



Art Unit: 2193

main thread (pg. 44, col. 2, 3<sup>rd</sup> full par. “the compiler ... is responsible for inserting pre-execution ... performs all necessary code transformations”).

Luk I does not explicitly disclose each code region associated with an estimation of communication cost with the main thread and generating one or more helper threads based on the estimation.

Luk II teaches code regions associated with an estimation of communication cost with the main thread and generating one or more helper threads based on the estimation (par. [0029] “examining the benefit of load prefetching versus the cost in including the prefetches ... The costs generally include the overhead associated with prefetch instructions the additional memory bandwidth consumed”).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to estimate communication costs between the main thread and each code region as taught by Luk II (par. [0029] “examining the benefit of load prefetching versus the cost in including the prefetches”) when selecting Luk I's code regions (pg. 44, col. 2 3<sup>rd</sup> full par. “locality analysis phase which determines which references ... could benefit from pre-execution”). Those of ordinary skill in the art would have been motivated to do so to ensure that prefetching would actually provide a benefit (Luk I par. Luk II par. [0030] “favors prefetching a load if the data can be prefetched and then loaded in fewer clock cycles than it would take to load the data from memory”).

Luk I & II do not disclose code of the one or more helper threads begin created separately from the source codes of the main thread.

Annavaram teaches one or more helper threads being created separately from source codes of the main thread (Abstract “generates the required dependence graphs at runtime ... executes these graphs to generate the data addresses”).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to integrate Annavaram’s dependent graph and associated slicing operation with Luk I’s system. Those of ordinary skill in the art would have been motivated to do so because Luk I discloses “researchers have investigated ways to pre-execute only a subset of instructions ... our approach and [Annavaram’s] can be complementary” (see Luk I pg. 50, bridging the cols.).

**Regarding Claim 18:** The rejection of claim 17 is incorporated; further Luk I discloses:

creating a thread pool to maintain a list of thread contexts (pg. 42, col. 1, 1<sup>st</sup> full par. “N hardware contexts supported by the machine”); and

allocating one or more thread contexts from the thread pool to generate the one or more helper threads (pg. 41, col. 1, the last partial par. “Each thread-spawning instruction requests for an idle hardware context to pre-execute the code sequence”).

Art Unit: 2193

**Regarding Claim 19:** The rejection of claim 18 is incorporated; further Luk I discloses:

terminating the one or more helper threads when the main thread exits the code region (pg. 46, col. 1, 3<sup>rd</sup> par. “terminate a pre-execution thread if ... the main thread has executed N instructions after passing P”); and

releasing the thread contexts associated with the one or more helper threads back to the thread pool (pg. 41, col. 2, the 1<sup>st</sup> partial par. “T will free its hardware context”).

**Regarding Claim 22:** The rejection of claim 17 is incorporated; further Luk I discloses discarding results generated by the one or more helper threads when the main thread exits the code region, the results not being reused by another code region of the main thread (pg. 41, col. 2, the 1<sup>st</sup> partial par. “results held in T’s registers are simply discarded”).

**Regarding Claims 23-25 and 28:** Claims 23-25 and 28 recite a computer readable storage medium for instructing a computer to perform the methods of claims 17-19 and 22 and are addressed similarly.

**Regarding Claim 29:** Claim 29 recites a system for performing the method of claim 17 and is addressed similarly.

Art Unit: 2193

**Claims 10-11 are rejected under 35 U.S.C. 103(a) as being unpatentable over “Tolerating Memory Latency through Software-Controlled Pre-Execution in Simultaneous Multithreading Processors” by Luk (Luk I) in view of “Exploiting Hardware Performance Counters with Flow and Context Sensitive Profiling” by Ammons et al. (Ammons).**

**Regarding Claims 10-11:** Claims 10-11 recite a computer readable medium for instructing a computer to perform the methods of claims 3-4 and are addressed similarly.

**Claims 12-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over “Tolerating Memory Latency through Software-Controlled Pre-Execution in Simultaneous Multithreading Processors” by Luk (Luk I) in view of “Data Prefetching by Dependence Graph Precomputation” by Annavaram et al. (Annavaram).**

**Regarding Claims 12-14:** Claims 12-14 recite a computer readable medium for instructing a computer to perform the methods of claims 5-7 and are addressed similarly.

**Claims 20-21 and 26-27 are rejected under 35 U.S.C. 103(a) as being unpatentable over “Tolerating Memory Latency through Software-Controlled Pre-Execution in**

Art Unit: 2193

**Simultaneous Multithreading Processors” by Luk (Luk I) in view of US**

**2003/0084433 to Luk et al. (Luk II) in view of “Data Prefetching by Dependence**

**Graph Precomputation” by Annavaram et al. (Annavaram) in view of US 7,243,267 to Klemm et al. (Klemm).**

**Regarding Claim 20:** The rejection of claim 17 is incorporated; further Luk I discloses wherein the one or more help threads are placed in a run queue prior to execution (pg. 46, col. 1, last full par. “instruction queue”), further comprising:

determining a period for each of the helper threads in the run queue, each of the helper threads being terminated from the run queue when the respective period expires (pg. 46, col. 1, 2<sup>nd</sup> par. “Once this limit is reached, the thread will be terminated anyway”).

The Luk I-Luk II-Annavaram combination does not explicitly disclose the period is a time period.

Klemm teaches determining a time period for a thread (col. 5, lines 57-58 “thread execution time exceeds user-specified threshold”).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to terminate one of Luk I’s helper threads after a time period expires (Klemm col. 5, lines 57-58 “thread execution time exceeds user-specified threshold”) as an

Art Unit: 2193

alternate or additional instance of Luk I's "system-enforced terminating conditions for preserving correctness or avoiding wasteful computation" (col. 46, col. 1, 1<sup>st</sup> par.)

**Regarding Claim 21:** The rejection of claim 20 is incorporated; further Luk I discloses each of the helper threads terminates when the period expires even if the respective helper thread has not been accessed by the main thread (pg. 46, col. 1, 2<sup>nd</sup> par. "the thread will be terminated anyway").

**Regarding Claims 26-27:** Claims 26-27 recite a computer readable medium for instructing a computer to perform the methods of claims 20-21 and are addressed similarly.

### ***Conclusion***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to JASON MITCHELL whose telephone number is (571)272-3728. The examiner can normally be reached on Monday-Thursday and alternate Fridays 7:30-5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Bullock Lewis can be reached on (571) 272-3759. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2193

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Jason Mitchell/  
Examiner, Art Unit 2193